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Ahsfroc(-- This paper descrihes a parameterized interconnect 
modeling system which provides VLSl designers with a direct link 
between finite-difference 2-D/3-D capacitance simulators and SPICE 
simulators. In this way, both the device modeling and the interconnect 
modeling are parameterized and the time needed to generate SPICE 
inputs is estimated to decrease by two to three orders of magnitude wilh 
this approach. 
1. INTK0I)UCTION 
VLSl technology continues to scale down to sub-half-inicron, 
therefore the line width of intcrconnccts will hc subscqucntly rctluccd. 
The VLSI circuit pcrformancc could be dcgradcd by interconnect delay, 
cross-talk noisc, and clectromigration unless the submicron multilevel 
interconnects (SMI) are accurately modeled and properly dcsigned. 
Analytical and empirical parasitic extraction formulas were used to 
model over-simplified interconnect cross-sections [l] 121. They are not 
suitable for SMI which have at least four conductor Icvcls, including 
polysilicon and metals. Each conductor has different thickness and rcsis- 
tivity and is usually surrounded by several insulating layers, such as field 
oxide, PSG, TEOS, nitride, oxynitride, and passivation. Each insulator 
has dillerent thickness and dielectric constant. Figure 1 shows one SMI 
example. 2-D/3-D numerical simulations are essential for accuracy, but 
they are time-consuming. Furthermore, the arrangemcnt of the simu- 
lated R,C values into SPICE inputs for circuit simulations is tcdious and 
tricky. 
For completeness and cfficiency, a batch process was proposed to 
simulate all thc interconnect R,C values for cach SMI in advance 131. It 
uses the practical range of layout parariicters (tracc widths, tracc lengths, 
and inter-linc spacings) and the fired technology paramctcrs (such as 
conductor thicknesses, diclcctric thicknesses, diclcctric constants, and 
tolerance values) to build various interconnect structures for 2-D/3-D 
numerical simulations. During the dcsign of a VLSl chip, the layout 
parameters arc usually adjusted rcpcatcdly to improvc the pcrformance 
and the chip size. I t  motivates us to have the simulated R,C values be 
arranged into a convcnicnt paramctcri7cd SPICE format. Whenever the 
VLSl layout changes, the Corresponding SPICE dcck can be easily 
modified without any 2-D/3-D simulations. 
II .  System Overview 
An interconnect modeling systcm providing VISI  dcsigners with a 
direct SPICE link is implemented as shown in Figure 2. It automatically 
generates parameterized SPICE subcircuits for each SMI tcchnology 
through three programs: CapSirn, CurueFif and SPICEGefi. 
In the first step, CapSirn program receives technology parameters 
of a new SMI and calls 2-D/3-D numerical simulators repeatedly for 
various parasitic characterizations. The resulting numerical data sets arc 
called CapFile which consists of the R,C values for different structures 
and layout parameters. The RC2 and RC3 of Raphael shown in Figure 2 
are 2-D and 3-D R,C simulators developed internally and are available to 
the public [4]. CapFile is the input of CitrweFif. It is also used by a Cur- 
wGerl program which accepts trace widths or inter-line spacings from 
VLSI designers and displays the corresponding R,C design curves 131. 
I n  the second step, thc QuveFif program parameterizes the Cap- 
File data with chip temperature (for resistancc) and layout parameters. 
Polynomials are used to curve-fit the non-linear relationship bctween the 
capacitance data and the layout parameters so the interpolation error 
can be within 3%. The resulting polynomial equations are stored in 
EqitafioriFile as the input of SPICEGen. 
The risc time affccts the numbcr of segments needcd to rcprescnl 
distributed RC lines for mcaningful SPICE simulations. In the third step, 
the SPICE(;crl program arrangcs the polynomial equations into .WR- 
merifed antl piiramctcrizcd SPICE subcircuits according to the risc tiinc. 
111. An Example 
In this section, wc dcscribc how this systcm is used to model the 
intcrconnccts of a state-of-the-art three-metal submicron BiCMOS pro- 
A. (;ener;ition of Parameterized SPICE Subcircuits 
cess [SI. 
Thc rcprcscntativc intcrconncct configurations to cover most of 
thc BiCMOS intcrconnccts were identificd as 131: 
1) rnlsub (M1 arrays above the substrate) 
2) ml  rn2p (M1 arrays under M2 arrays above poly arrays) 
3) rn2sub (M2 arrays above the substrate) 
4) rn2rn3s (M2 arrays under M 3  arrays above the substrate) 
5) m2ml p (M2 arrays above M1 and poly arrays) 
6) m2rn3rnl (M2 arrays under M 3  arrays above M1 arrays) 
7) rn3sub ( M 3  arrays above the substrate) 
8) rn3rn2ml (M3 arrays above M2 and M1 arrays) 
9) pdysub (Poly arrays above the substrate) 
10) polyrnls (Poly arrays under M1 arrays above the substrate) 
The batch simulation covers the practical range of trace width and 
inter-line spacing (specifically from 0.6 pm to 10 pm). Due to proccss 
variations, each of the above configurations needs three separate simula- 
tions, i.e. best, nominal, and worst cascs. So, the resulting data are stored 
in thirty scts. The total simulation time is around thirty hours on a 57 
MIPS HP-Apollo 9000/720 workstation. 
Sincc the dic s i x  docs not increase drastically in the near future, 
thc length of a iiiiifom interconnect line i< not expected to increase 
dramatically. For it will mcct intcrconncct discontinuities (such as bends, 
vias, or transistors) bcforc it is longer than the cdgc of the dic. We found 
that the ncedcd number of R,C segments to represent the longest uni- 
form lines in the BiCMOS is four. 
During VLSl designs for the BiCMOS proccss, the thirty numcri- 
cal data scts arc arranged into thirty paramctcrized SPICE subcircuits 
with trace width (w), intcr-line spacing (.r) antl trace length as paramc- 
ters. In cach of thc thirty subcircuits, there are two kinds ofcapacitances: 
ground capacitance (Cg : vertical capacitance) and inter-line capacitancc 
(Ci : lateral capacitance). The two fittcd equations for mlsub-wc (M1 
arrays above thc substrate, worst-case) are shown in the following: 
C g ( w , s ) = 2 2 . 4 5 t 4 1 . 8 4 s - 7 . ~ ~ s z  t 0 . 7 3 s 3 - 0 . 0 3 s 4  t ( w - k ( z - 6 )  
(352.13-0.65s t 0 . 1 9 . ~ ~  + 0.04s3-0.000s4)/9.4e-6 
Ci(w,x) = I/( -0.0014 t 0.019s - 0.0027s2 + 0.001 s3 - 0.0001 s 4  t 
O.oooO1 s5  ) t ( w - 0 . k  -6 ) (1/(-0.0002 t 0.015 s - O.(X)29 x 2  t 
(1) 
0.0ooys~ - o.0001 s 4  t o.ooo01 ) . I / (  -n.0014 t 0.019 s t 
-0.0027s’ t 0.0010s3 - O.ooO1 s 4  + 0.ooOOl s5  ))/9.4e-6 (2) 
Cg and Ci are in aF/pm and arc multiplied by trace length in the 
rnlsub-wc subcircuit. s and w are in pm. 
H. CInck-Skew Simulation 
A SPICE input representing a clock distribution in H-trcc 161 i ?  
arranged by using the paramcterizcd subcircuits for clock-skew simula- 
tions. The following is the interconnect portion rcpresenting the H-tree 
for the eight cells shown in Figure 3: 
X1 %cl %cntr %c2 %I1 %left %I2 0 m2ml p wc (4u 1 U 2 5 0 0 ~ )  
X2 %cl %cntr %c2 %rl %rite %r2 0 m 2 m 3 s w c  (4u 1u 2500u) 
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X3 %I1 %left %I2 %lul %lu %lu2 0 rn2sub wc (2u tu  1250~) 
X4 %It %left %I2 %Id1 %Id %Id2 0 m2rnlp wc (2u l u  1250u) 
X5 %rl %rite %r2 %rul %ru %ru2 0 m2rn3S wc (2u 1 U 1250~) 
X6 %rl %rite %r2 %rdl %rd %rd2 0 m2rn3nil-wc (2u 1 U 1250u) 
X7 %lul %lu %lu2 %lurl %lur %lur2 0 m2rnlp wc (.8u 1u 1250u) 
X8 %lul %lu %lu2 %lull %lul %lu12 0 rn2rnlp %c (.8u 1u 1250u) 
X9 %Id1 %Id %Id2 %Idrl %Idr %ldr2 0 m2ml ~ W C  (.8u 1 U 1250u) 
Xa %Id1 %Id %Id2 %Id11 %Id1 %Id12 0 rn2mlp-wc (.8u 1 U 1250~) 
Xb %rul %ru %ru2 %rurl %rur %rur2 0 rn2rn3rnl wc ( l u  .8u 1250u) 
Xc %rul %lu %ru2 %rull %rul %ru12 0 m2m3rnl-kc ( l u  .8u 1250u) 
Xd %rdl %rd %rd2 %rdrl %rdr %rdr2 0 rn2rn3s wc ( l u  .8u 1250~) 
Xe %rdl %rd %rd2 %rdll %rdl %rd12 0 rn2m3s-%c ( l u  .8u 1250~) 
The clock signal is transmitted by mctal 2 from %cntr to the cight 
cells. The four cells on the right are under a dcnsc distribution of mctal 
3 powcr/ground buscs. Each scgmcnt of the H-lrec is rcprcscntcd by a 
subcircuit starting with X. Each subcircuit consists of thrcc lincs. The 
center line reprcscnts thc clock line for worst-case dcsign. So scvcn 
nodes arc nccdcd for cach subcircuit rcprcscnting thrcc inputs, thrcc 
outputs and the ground node. 
At first, the trace width of Xb to Xc subcircuits is 0.8 pm, thc samc 
as that of X7 to Xa. Since thc mctal 3 affccts the intcrconncct capaci- 
tance and it is primarily on thc right-hand s i x ,  i t  causes thc symmctric 
H-tree to have 0.5 nanosecond clock skcw. This is done by comparing thc 
delay of %lul with that of %rur, marked by * in Figure 3. Whcn thc tracc 
width of Xb to Xc is inercased to 1.0 pm, thc skew is dccrcascd to 0.2 
nanosccond. The SPICE input can be adjusted in this way until the clock 
skew is tolcrahlc. Each SPICE input change takcs less than tcn scconds. 
I f  the SPICE deck is not paramcterizcd, VLSl designcrs havc to do ad- 
hoc 2-D/3-D simulations four times to come u p  with a ncw SPICE dcck. 
It takes at lcast two hours to make onc trace width ehangc sincc the 3-D 
capacitance simulation of cach of the four subcircuits needs at lcast 
fiftecn minutes. The arrangement of the ncw simulatcd capacitanccs into 
SPICE dcck is tcdious and takcs about an hour. 
IV. Summary and Future Work 
A paranicterizcd interconnect modcling systcm is implcnicntcd. Its 
advantagcs arc: 
It drastically improves thc productivity of V U 1  designers through 
efficient SPICE dcck generations for SMI designs. 
It allows V u 1  designers to spccify accurate interconnect models as 
easy as transistor models without any 2-D/3-D simulations. The exist- 
ing SPICE simulators nccd not bc changcd at all. 
I t  isolates the chip designers from the details of SMI geometry and 
process variations. 
The errors which are commonly found during manual SPICE deck 
generations arc reduced significantly. 
Submicron V U 1  circuits can be easily optimi~ed by using non-linear 
multi-variable optimizer and SPICE 171 since both the transistors and 
thc intcrconnccts are paramctcrixd. 
This methodology is being extended for the intcrconncct modcling 
of multi-chip modules, hybrid packagings, and printed circuit boards. 
Thc extra work includc inductancc simulations and gcncration of distri- 
buted R,L,C lines which arc much longer. 
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